Organization of the
SDSP VHDL Model