The timing diagrams for 8086 minimum mode input and output transfers that require no wait states are shown in Fig.8-12.

Note: For an 8088, M / /IO is IO / /M and /BHE / S7 becomes /SSO which is present throughout the bus cycle (i.e. it changes at the same time as IO / /M). Also, only AD7-AD0 carry data.