Text Input and Output

Basic file operations in VHDL are limited to unformatted input/output
VHDL provides the TEXTIO package for input and output of ASCII text
- TEXTIO is included in STD library
The following data types can be used by TEXTIO:
- Bit, Bit_vector
- Boolean
- Character, String
- Integer, Real
- Time