A timing diagram for interface to memory transfers is shown in Fig.9-41.