 | Module Goals-- Notes Page -- | 
|
| Module Goals-- Notes Page -- |
|
This is the fourth in the series of VHDL instructional modules prepared by the Rapid Prototyping of Application Specific Signal Processors (RASSP) Education & Facilitation team. Building on the previous three modules, this module presents examples in which VHDL is used to model the system at high levels of abstraction.