SDSP Bus Write Timing


* Three cycles
minimum to write data

* 1st, assert address
bus and data bus

* 2nd, assert write

* 3rd, data written
when ready asserted