

9. Literatura

- {AHO 86} Alfred V. Aho, Ravi Sethi, Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986.
- {AK87} Randy Allen, Ken Kennedy: "Automatic translation of FORTRAN programs to vector form", ACM Transactions on Programming Languages and Systems (TOPLAS), v.9 n.4, p.491-542, Oct. 1987.
- {AI 95} Vicki H. Allan and Reese B. Jones and Randall M. Lee and Stephen J. Allan, "Software Pipelining", ACM Computing Surveys, Vol.27, No.3, pp. 367-432, 1995.
- {BAN 88} Utpal K. Banerjee: "Dependence Analysis for Supercomputing", Kluwer Academic Publishers, Norwell, MA, 1988.
- {CY 86} Cytron R.: "Doacross: beyond vectorization for multiprocessors", In International Conference on Parallel Processing, pages 836-844, IEEE, August 1986.
- {ČA 82} Čarapić M., Jovanović Z., Mihajlović Z.: "The architecture of a signal processor developed through simulation", Proc. IEEE ICASSP82, Pariz, maj 1982.
- {ČE 95} Čeković Mileta: Diplomski rad, Elektrotehnički fakultet u Beogradu, 1995.
- {ELL 86} John R. Ellis: "Bulldog: A Compiler for VLIW Architectures", The MIT Press, 1986.
- {FE 87} J. Ferrante, K. J. Ottenstein, and J. D. Warren: "The program dependence graph and its use in optimization ", ACM TOPL, Vol. 9, No. 3, 1987, pp. 319-349.
- {FI 81} Fisher, J.: "Trace Scheduling: A Technique for Global Microcode Compaction", IEEE Transactions on Computers, Vol. C-30, No.7, pp. 478-490, Jul 1981.
- {FOG} Fog Agner: "Branch prediction in the Pentium family", Dr Dobbs Journal, Microprocessor resources, <http://x86.org/articles/branch/branchprediction.htm>.
- {GAS 89} Gasperoni, Franco: "Compilation Techniques for VLIW Architectures", Technical Report 435, New York University, 1989.
- {GAS 90} Gasperoni, Franco: "Scheduling for Horizontal Systems: The VLIW Paradigm in Perspective", PhD Thesis, 1990 NYU.
- {GJ 06} Slavko Gajin, Zoran Jovanović: "Explanation of Performance Degradation in Turn model", Journal of Supercomputing 37, pp 271-295, 2006.
- {GS 90} Rajiv Gupta, Mary Lou Soffa: "Region Scheduling: An Approach for Detecting and Redistributing Parallelism", Pages: 421 – 431, IEEE Transactions on Software Engineering, Volume 16 , Issue 4, April 1990.

- {GSE 89} F. Gasperoni, U. Schwiegelshohn, K. Ebcioğlu: "On optimal loop parallelization", 22nd annual workshop on Microprogramming and microarchitecture, pp. 141 – 147, 1989.
- {JM 86} Jovanović Z., Milunov R.: "Periferijski Vektorski Procesor FRT-300", Novi Sad, J-21, br. 1, 1986.
- {JM 94} Jovanović Z., Mišić J.: "Fault Tolerance of the Star Graph Interconnection Network", Information Processing Letters No 49, pp. 145-150, 1994.
- {JO 91} Johnson M.: "Superscalar microprocessor design", Prentice Hall, 1991.
- {JO 83} Jovanović Z., Mihajlović Z., Mušicki D., Ognjanović J.: "A new approach to array processor - computer system interfacing", Proc. IEEE MELECON83, Atina, 1983.
- {JO 88} Jovanović Z.: "Periferijski vektorski procesor za digitalnu obradu signala", Doktorska disertacija, Elektrotehnički fakultet u Beogradu, 1988.
- {JO 88A} Jovanović Z., Ognjanović J.: "Specifične metode ispitivanja periferijskog vektorskog procesora FRT-300", Tehnika, godina 37, br. 4., 1988.
- {JO 89} Jovanović Z., Mihajlović Z., Milunov R., Mišić J.: "A VLIW Machine for Exploiting Parallelism at the Fine Grain Level", Technics, Vol. 44, 1989., pp. 37-43.
- {JO 89A} Jovanović Z.: "Loop optimizing by strongly connected component pipelining", Interni izveštaj Instituta "Boris Kidrič", 1989.
- {JO 91} Jovanović Z.: "Software Pipelining of Loops by Pipelining Strongly Connected Components", IEEE i ACM konferencija HICSS-24, Hawaii, Januar 1991.
- {JP 92} Jovanović Z., Petković D.: "Architectural Support for Conditional Antidependency Elimination", IEEE i ACM konferencija HICSS-25, Koloa, januar 1992.
- {JS 01} Jovanović Z., Marić S.: "A heuristic algorithm for dynamic task scheduling in highly parallel computing systems", Future Generation Computer Systems, North Holland Elsevier, Vol 17/6, pp 721-732, 2001.
- {KI 95} Kirovski Darko: Diplomski rad, Elektrotehnički fakultet u Beogradu, 1995.
- {LAM 88} Monica Lam: "Software pipelining: An effective scheduling technique for VLIW machines", In SIGPLAN'88 Conference on Programming Language Design and Implementation, pages 318--328, June 1988.
- {LA 97} Lazarević Aleksandar: "Nov postupak određivanja zavisnosti po podacima za programske petlje", Magistarski rad, Elektrotehnički fakultet u Beogradu, 1997.
- {LI 90} Li Z, Yew P.X., Zhu J.-Q.: "An efficient data dependence analysis for parallelizing compilers", IEEE Transaction on Parallel and Distributed Systems, Vol. 1, No. 1, pp. 26-34, January 1990.

- {LW 92} Monica S. Lam and Robert P. Wilson: "Limits of control flow on parallelism", In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 46--57, May 19--21, 1992.
- {MA 92} Scott A. Mahlke, David C. Lin, William Y. Chen, Richard E. Hank, Roger A. Bringmann: "Effective Compiler Support for Predicated Execution Using the Hyperblock", 25th Annual International Symposium on Microarchitecture (1992).
- {MJ 89} Mihajlović Z., Jovanović Z., Ognjanović J., Milunov R.: "An array processor executive software", Internacionalna konferencija o mini i mikro računarima, Ciri, 1989.
- {MJ 90} Mihajlović Z., Jovanović Z.: "Integracija vektorskog procesora i mikračunarskog sistema", Tehnika, godina 39, broj 9-10, 1990.
- {MJ 94} Mišić J., Jovanović Z.: "Routing Function and Deadlock Avoidance in a Star Graph Interconnection Network", Journal on Parallel and Distributed Computing 22, pp. 216-228, 1994.
- {MJ 94A} Mišić J., Jovanović Z.: "Communication Aspects of the Star Graph Interconnection Network", IEEE Transactions on Parallel and Distributed Systems", vol. 5, no. 7, pp. 678-687 jul 1994.
- {MJ 97} Milićev, D., Jovanović, Z.: "A Formal Model of Software Pipelining Loops with Conditions," Proc. 11th International Parallel Processing Symposium, Geneva, April 1997.
- {MJ 98} Milićev, D., Jovanović, Z.: "Predicated Software Pipelining Technique for Loops with Conditions", Proc. 12th International Parallel Processing Symposium, Orlando, March 1998.
- {MJ 99} S. Marić, Z. Jovanović: "Dynamic Task Scheduling with Precedence Constraints and Communication Delays", Lecture Notes in Computer Science, Springer Verlag, 1999.
- {MJ 99A} S. Marić, Z. Jovanović: "Dynamic Task Scheduling with Precedence Constraints and Communication Delays", PACT99.
- {MJ 00} Milićev, D., Jovanović, Z.: "Sources of Parallelism in Software Pipelining Loops with Conditional Branches," ACM SIGPLAN Notices, Vol. 35, No. 2, February 2000, pp. 36-45.
- {MJ 01} Milićev, D., Jovanović, Z.: "A Finite State Machine Based Formal Model of Software Pipelined Loops with Conditions," International Journal of Computer Research, Vol. 10, No. 1, 2001, pp. 11-20 .
- {MJ 02} Milićev, D., Jovanović, Z.: "Control Flow Regeneration for Software Pipelined Loops with Conditions," International Journal of Parallel Programming, Vol. 30, No. 3, June 2002, pp. 149-179.
- {MJ 06} Marović Branko, Jovanović Zoran: "Web-based Grid-enabled Interaction with 3D Medical Data", Future Generation Computer Systems archive Volume 22 , Issue 4, 2006.

- {MU 84} Mušicki D., Jovanović Z., Mihajlović Z., Ognjanović J.: "An array processor implementation of recursive parameter estimation algorithms", Konferencija za digitalnu obradu signala, Firenca, septembar 1984.
- {MU 94} Mucević S.: "Dinamičko generisanje traga i formiranje grafa toka", Diplomski rad, Elektrotehnički fakultet u Beogradu, 1994.
- {NI 85} Nikolau A.: "Percolation Scheduling: A Parallel Compilation Technique," TR-85-678, Cornell Univ., 1985.
- {PJ 96} Petković D., Jovanović Z.: Optimal Instruction Level Parallelization of Small Loop-Free Code Segments, Euromicro 96, Prague.
- {PS 91} Joseph C. H. Park, Mike Schlansker: "On Predicated Execution", HPL-91-58, Hewlett Packard, 1991.
- {RI 05} Risojević Vlado, Ispitni projekat na posle diplomskim studijama, ETF Banja Luka, 2005.
- {RO 99} Eric Rotenberg: "Trace processors: Exploiting Hierarchy and Speculation", Doctoral Dissertation, University of Wisconsin – Madison, 1999.
- {RS 99} Eric Rotenberg, Jim Smith: "Control independence in trace processors", Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.4-15, November 16-18, 1999, Haifa, Israel
- {SM 92} John Smith, Mark Jones: "Accurate and Efficient Predicate Analysis with Binary Decision Diagrams", Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture, December 2000.
- {TEO 93} Teofilović Nenad: "Optimizacija koda ugnjezdjenih petlji za vektorske računare" Magistarski rad, Elektrotehnički fakultet Beograd, 1993.
- {WA 91} D. W. Wall: "Limits of Instruction-Level Parallelism", In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 176-188, Apr. 1991.
- {WO 89} M. Wolfe: "Optimizing Supercompilers for Supercomputers", Pitman Publishing, London, 1989.
- {YP 91} Tse-Yu Yeh, Yale N. Patt: "Two-level adaptive training branch prediction", Proceedings of the 24th annual international symposium on Microarchitecture, p.51-61, September 1991, Albuquerque, New Mexico, Puerto Rico.
- {ZI 90} Hans Zima, Barbara Chapman, Supercompilers for parallel and vector computers, ACM Press, New York, NY, 1990